Purdue University

Purdue e-Pubs
ECE Technical Reports

Electrical and Computer Engineering

4-1-1999

Manhattan or Non-Manhattan? - A Study of
Alternative VLSI Routing Architectures
Cheng-Kok Koh
Purdue University School of Electrical and Computer Engineering

Patrick H. Madden
SUNY Binghamton, Computer Science, Science Department

Follow this and additional works at: http://docs.lib.purdue.edu/ecetr
Koh, Cheng-Kok and Madden, Patrick H., "Manhattan or Non-Manhattan? - A Study of Alternative VLSI Routing Architectures"
(1999). ECE Technical Reports. Paper 39.
http://docs.lib.purdue.edu/ecetr/39

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for
additional information.

MANHATTAN OR NONMANHATTAN? A STUDY OF
ALTERNATIVE VLSI ROUTING
ARCHITECTURES

TR-ECE 99-6
APRIL1999

-

Manhatta,n or Non-Manhattan?
A Study of Alternative VLSI Routing
Architectures

Cheng-Kok Koh
School of Electrical and Computer Engineering
Purdue University, West Lafayette, IN 47907-1285
Patrick H. Madden
Computer Science Science Department
SUNY Binghamton, Binghamton, NY 13902-6000

Abstract
Circuit interconnect has become a substantial obstacle in the design of high
performance systems. .4 large portion of system delay, as well as power consumption and electrical noise, can be attributed to the interconnect. To adldress
these challenges, much work has been done on topology optimization, wire sizing, driver sizing, and repeater insertion/sizing.
While these techniques have received considerable attention, the benefit can
be limited in practical design applications. In modern circuits, most nets have
only a few pins, allowing very little improvement through topology optimiza~tion.
Wire sizing, driver sizing, and repeater insertion increase power consumption
and total circuit area, and must therefore be used sparingly.
In this paper we explore a new routing paradigm which strikes a t the root
of the interconnect problern by reducing wire lengths directly. We present a
non-Manhattan Steiner tree heuristic, obtaining wire length reductions of much
as 17% on average, when compared to rectilinear topologies.
Additionally, we present a graph-based interconnect optimization algorithm,
called the GRATS-tree algorithm, which allows performance optimization beyond what can be obtained through wire length reduction alone. The GRATStree algorithm produces for a timing-critical net, a number of possible interconnect structures that provide trade-offs among signal delay, routing area, and
routing congestion.
Previously, non-Manhattan structures have been restricted to channel routing or small hand-designed applications; we present a new global router which
allows large scale non-Manhattan design. Although we consider circuit place-

ments performed under rectilinear objectives, our global router can reduce maximum congestion levels by as much as 20%.
To our knowledge, this is the first work to consider extensive use of nonManhattan structures under modern design constraints. While many challenges
remain, our experiments indicate considerable promise for this approach.
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Introduction

Interconnect optimization has become a central concern for high performance
design. As circuit interconnect, contributes substantially to total circuit delay,
power consumption, and electrical noise, many techniques have been proposed
t o overcome these problems [2]. Among these techniques are topology optirnization, wire sizing, driver sizing, and repeater insertion/sizing.
In general, longer wires require such an extensive driver sizing, wire sizing,
and repeater insertion that unacceptable increases in both routing area and
power consumption may result. In practical design problems, however, there
are a large number of signal nets for which little can be done to reduce the
wire lengths. Nets with two pins cannot obtain wire length reductions through
Steiner topology optimization.
In this paper, we explore the use of non-Manhattan routing architectures to
reduce wire lengths of almost all nets. Non-Manhattan routing is not ne1u-a
number of channel routing approaches have shown benefit through the use of
diagonal wire segments [9, 11, 12, 61, and a hierarchical Steiner tree construction
for the non-Manhattan routing model has been proposed [lo]. In this p,lper,
we adopt the terminology of [lo], and will use A-geometry, where A indilsates
the number of primary routing directions (spaced such that angles are eveilly
divided). 2-geometry refers to traditional Manhattan routing; 4-geometry refers
to Manhattan routing with the addition of diagonal routing at 45 degrees to the
X and Y axis. 3-geometry refers to a routing metric in which we have i,hree
primary axis, spaced 60 degrees apart.
While there are clear benefits in the use of non-Manhattan construction~sfor
isolated routes, how much of that translates into the actual wire length reduction
after physical layout is an open issue. Another big question is: how does a nonManhattan architecture affect routing congestion? Coupling capacitance arising
from a congested routing has a negative impact on delay, cross-talk noise and
power.
In this paper, we address these two issues at the global routing level. For the
feasibility study of non-Manhattan routing architectures, we have constructed
a new global router that supports various A-geometry routing models. Our
new global router performs routing on a general graph whose vertices are nonManhattan routing regions. We propose the large-scale use of non-Manhattan
interconnect structures, constructed through a new nowManhattan Steiner rninimal tree algorithm and a graph-based performance-driven topology optirnization algorithm, called the GRATS-tree algorithm. Experimental results show
that substantial wire length and congestion reductions can be obtained with

both 3-geomet#ryand 4-geometry. To our knowledge, this is the first in-depth
st,udy on the feasibility of non-Manhattan routing architectures.
The remainder of this paper is organized as follows: In Section 2, we describe
our new global router, which follows the approach of [5]. In Section 3, we
describe our non-Manhattan Steiner tree algorithm, which is based on [I]. A
performance driven topology generation algorithm appropriate for the proposed
routing methods is described in Section 4. Experimental results, showing routing
tree wire lengths for industry benchmarks are presented in Section 5. We also
present results showing the performance of our global router on a variety of
routing meshes, and conclude this paper.
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Graph Based Global Routing

A major obstacle in the implementation of a non-Manhattan routing approach is
in the global routing. Standard cell design usually imposes rectangular restrictions on cells and rows of cells. Macro-block design also emphasizes rectangular
shapes. T h e regions remaining for interconnecting wires are also rectangular,
resulting in predominantly rectilinear routes (with the possible exceptic,n of
non-Manhattan channel routing).
Recently, the influence of these rectilinear logic blocks has been reduced.
Current fabrication processes have made over-the-cell routing practical, eliminating the obstacles of standard cell rows and macro blocks. Multi-chip modules
(MCMs) provide routing regions in which there are no physical obstacles. Under
these new conditions, we have increased freedom, and can explore new routing
paradigms.
Our new global router follows the approach of [5], in that the entire routing
region is divided into a set of tales, located directly above the logic elements.
Global routing determines the paths taken by connections between tiles. Within
each tile, a detail router determines precise routes.

2.1

Routing Paradigm

We assume that routing will occur "above" the logic elements, and that {,here
are no rectilinear obstacles in the routing region. T h e lack of these obstacles
allows the use of global non-Manhattan routes.
The rectilinear routing grid used in [5] is clearly not appropriate for nonManhattan metrics, however. To support global non-Manhatt,an routing, our
new global router supports hexagonal, triangtllor, and octagonal tilings, in addition to rectilinear tiling; these tilings are shown in Figure 2.1. For the hexagonal
and triangular tilings, tiles are of uniform size and shape; for the octagonal tiiling,
there is a mixture of octagons and squares, allowing the entire routing region
t o be covered.
We focus on the number (or total width) of routes passing from one tile to
another; this is the congestion. A high quality global routing will distribute
connections evenly across tile borders, resulting in a decrease in the maximum

Figure I: Three alternative tilings to a rectilinear grid. Note that the triangular
and hexagonal tilings may be rotated by 90 degrees, resulting in new routing
grids that prefer horizontal routing over vertical. The octagonal grid ma,y be
rotated by 45 degrees, producing "diamond" shaped tiles, rather than the square
shapes shown.
congestion level. In practice, we observe that most connections are obtained
with shortest path routes; average congestion levels are not increased significantly due to routing detours.
To allow comparison between routing metrics, we ensure that the lengths of
tile borders are equal across the various tiling approaches. Note that this results
in substantial differences in tile areas (triangular tilings have the smallest area,
while octagonal tilings have a mixture of large tiles, and tiles with area equal
t o those of a rectilinear tiling).
Routing costs and capacities are determined on a layer-by-layer basis. The
graph formulation allows this router to consider an arbitrary routing surface,
with an arbitrary number of routing layers and directions. Hybrid grids, containing a mixture of rectilinear and non-rectilinear regions, or areas with diffixing
numbers of layers and preferred directions, can be handled by the router.

2.2

Global Routing Approach

As with the global router in [5], routings are obtained by first constructing
Steiner trees for each net, and then embedding the edges of each tree in the
routing grid. Individual edge routings are determined by iterated rip-up and
reroute, minimizing routing congestion. Steiner tree construction is performed
by our modification of the algorithm of [I], and is described in the next section.
For signal nets which require higher performance than can be obtaine:d by
simply reducing wire lengths, we employ a performance driven interconnect algorithm, called the GRATS-tree algorithm. In general, there are usually several
topologies that satisfy timing objectives of a given net. The GRATS-tree algorithm, described in Section 4, produces a number of possible intercoilnect
structures for timing critical nets; these structures provide trade-offs among
signal delay, routing area, and routing congestion on a general routing gra.ph.

In practical design problems, we can expect some regions to be more congested than others. The variety of interconnect structures available for timing
critical nets allows the global router a degree of freedom in the routing of these
nets. As in [5], we use iterative deletion to select specific interconnect struc1,ures
which obtain performance goals and also minimize congestion.
This approach overcomes the inherent limitations of traditional interconnect
optimization on a single-net basis. Because only a single optimal topo10,gy is
constructed for each net, any generic performance-driven global router explores
a highly restricted solution space, and the congestion of any global routing
solution constructed in this fashion is expected to be unacceptably high. By
integrating the GRATS-tree algorithm with the iterative deletion approach of
our global router, we can improve overall congestion while meeting performance
goals.

3

Non Manhattan Steiner Tree Construction

Steiner tree construction for the rectilinear distance metric has been well studied! and a number of heuristics have been proposed. The 1-Steiner [7] algorithm incrementally adds a single Steiner point to an initial spanning tree, obtaining nearly 11% improvements over minimum spanrling tree lengths. The
edge-removal technique of Borah, Owen, and Irwin [I.], which we will refer to
as the "BOI" algorithm, modifies an initial MST by adding a new edge between a vertex and an existing edge, and then removing a redundant edge; this
heuristic obtains tree length reductions comparable t o the 1-Steiner algorithm,
and has low complexity. For non-Manhattan Steiner trees, however, relatively
few approaches are known; the approach of [lo] initially constructs a mini:mum
spanning tree, and then performs a hierarchical improvement process. In [8], a n
approach utilizing Delaunay triangulation obtained 11.8% improven~entsover
rectilinear Steiner trees for 45' routing problems.
Our global router employs a non-Manhattan Steiner tree algorithm derived
from the edge-removal algorithm of [I]. This algorithm repeatedly joins a vertex
to an existing edge (introducing a Steiner point), arid then removes a n edge on
a generated cycle. The "merge" function which joins the vertex t o the edge has
been modified for the new routing metrics.
While there is no equivalent to the Hanan grid for 3-geometry or 4-geometry[lO],
finding an optimal Steiner point to join three existing points can be done e,zsily.
Candidate Steiner points can be found a t the intersections of two axis aligned
vectors through two of the initial points; one of these points will be optimal.
Figure 3 shows a Steiner point joining three initial points in 4-geometry; the
Steiner point is located at the intersection of two vectors passing through two of
the initial points. For any X based routing metric, we generate the set of candidate Steiner points (no more than O(X 2 ) possible locations), and then select the
best observed. For fixed A, this operation is constant time. Our modification
of the algorithm of [ I ] runs in O ( n 2 ) time per improvement pass, and requ.ire a
relatively small number of passes.

Figure 2: Steiner point location for the X = 4 metric. The optimal Steiner point
is located at the intersection of axis-aligned vectors through two of the Ihree
initial points.

4

Graph-Based RATS-Tree Construction

It is typical that nets on critical paths have a specified target delay, also known
as required arrival time (RAT), for each receiver. Let qi be the required arrival
time of receiver/sink s i . A required-arritial-time Steiner tree (RATS-tree) is a
Steiner tree that meets the timing constraints, i.e., qi ti for each si, where t i
is the signal delay of si [4].
While RATS-tree routing on a Hanan-grid has been considered in [4'1, we
consider routing on a general-graph in this paper. A general-graph ~ ~ ~ s - t r e e
formulation, which we refer to as the GRATS-tree routing, enables us to handle
multi-layer routing, any arbitrary routing architecture, and congestion control
more effectively. In this problem, the general-graph is the tile-based rnultilayer routing graph defined by the global router introduced in Section 2. The
objective is to construct a set of GRATS-trees on the given general-graph with
trade-offs among congestion, routing area, and signal delays.

>

4.1

A Review of L-IDEA

The GRATS-tree algorithm extends the k-IDEA heuristic, a graph-based Steiner
arborescence (or shortest-path tree) heuristic proposed in [3]. Given a graph
G' = (V', E'j with source so E V', we denote the shortest-path distan'ce of
v E V' from so by A(v). The shortest-path directed acyclic subgraph (SPDAG),
denoted by G = (V, E),is the subgraph with V = V', and directed edge ( v , v') E
E if and only if ( v , v') E E' and A(vl) = A(u) + w(o;c'), where ul(v, v') is the
edge weight. We say that v precedes v', denoted v 5 v', if and only if there is
a directed path from v to v' in G. Moreover, v 4 v' if v # u' and v 5 v'.
The k-IDEA algorithm operates on G because any arborescence of G" is a
subgraph of G. The heuristic essentially follows the branch-and-bound (EI&B)
paradigm, albeit a restricted one. In the k-IDEA algorithm, the nodes are
indexed in the increasing order of A(vi). They are then processed in the
reverse order of their indexes, starting from tllvl. The algorithm maintains
a peer topology set 7; which contains a forest of subtrees constructed after
node vi is visited. The peer set Pi is the root nodes of subtrees in 7;. Let
Xi= {v'lz~~
4 v' and v' E P i + l ) . Then, there are three possible scenarios:
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Figure 3: (a) A net and its corresponding SPDAG with properly indexed nodes.
(b) The shortest-path Steiner tree constructed by k-IDEA. (c) A candidate
routing topology constructed by the GRATS algorithm when the depicted edge
is deleted.
Terminal Merger Opportunity (TMO):
terminals.

Vi

E Af, where .hr is the set of

Steiner Merger Opportunity (SMO): V i $ Af
No Operation: vi $ hr and JXil
51
If TMO applies, all the root nodes in Xiare merged a t v i , resulting in Pi=
Pi+l - Xi + {vi).The B&B takes place when SMO applies; either all the nodes
in Xi are merged (as in a terminal merger) or the merging is skipped a t v i , in
which case 7; and Pi remain unchanged.
The k-IDEA algorithm does not enumerate all sequences of choices between
merging and skipping a t each SMO. Rather, it limits the number of skipping
along each branch of the B&B search tree to be no more than k. The k-IDEA
algorithm performs an iteration of restricted B&B search and identifies the best
set of skipped nodes that give the min-weight shortest-path routing. These
nodes are then removed from G , and the algorithm is repeated until there is no
further improvement.

4.2

The GRATS-tree Algorithm

The GRATS-tree algorithm makes two enhancements to the k-IDEA algorithm:
(i) It considers edge removal from G, on top of node deletion from G . (ii) It
considers generation of several RATS-tree topology, rather than constructing
only the "optimal" topology.
Edge Deletion.
Fig. 3 illustrates the need to consider edge deletion in
GRATS-tree routing. The net and its corresponding SPDAG with properly
indexed nodes are shown in Fig. 3(a). Fig. 3(b) shows the routing constrrlcted
by k-IDEA. Assuming a unit resistance and a unit capacitance of each wire,
which is modeled as a L-type circuit, node 10 has an Elmore delay of 11 units,
and nodes 13, 14, and 15 have a uniform delay of 18 units. On the other hand, if
we consider deletion of edge (12, 13), our GRATS-tree will construct, on top of
the topology in Fig. 3(b), a topology as shown in Fig. 3(c). The delays for the

: After terminal mergers a t
i nodes 15 and 14

2

8

9

1

3

Terminal merge a t

ir;.
Figure 4: A snapshot of the B&B search tree illustrating the RATS-algorithm
applied to the 5-terminal net in Fig. 3. Filled squares indicate processed nodes.
four nodes are 14, 16, 17, and 17 units, respectively. Essentially, edge deletion
has the effect of off-loading capacitance from a critical path.
We consider deleting an incoming edge of node v after processing 21. Essentially, we expand the B&B search tree by enumerating the choices of deleting an
incoming edge of v. Analogous to the k-IDEA algorithm, we do not enurnmerate
all sequences of choices of edge deletion. We restrict the number of branches due
to edge deletion along a B&B search path to be no more than a user specified
number, say k'.
Similar to the k-IDEA algorithm, the GRATS-tree algorithm performs a
restricted B&B search and identifies the best set of skipped nodes and deleted
edges. These nodes and edges are then removed from G, and the algorithm is
repeated until there is no further improvement. Fig. 4 shows a partial B&B
search tree corresponding to the application of the GRATS-tree algorithm to
the net given in Fig. 3(a). Although the diagram appears to suggest Manhattan
routing, the GRATS-tree algorithm can handle any arbitrary routing graph.
Construction of Multiple GRATS-Trees. The GRATS-tree algorithm
constructs a number of GRATS-trees that trade-off among congestion, wire
capacitance, and signal delay. Each (sub-)topology T generated by the GRATStree algorithm is associated with a triple (Gong, Gap, Slack), where Gong is the
congestion contributed by T, Gap is the total capacitance of T, and Slack is

m i n , , E ~ ( q i- t i ) .
\Ve use three strategies to construct several high-quality GRATS-trees for
each net. First, we apply the GRATS-tree algorithm on two graphs with different edge weight definitions separately. We use the distance between two
connected nodes as the edge weight in one graph, and the congestion along the
boundary of adjacent routing regions traversed by the edge in the other.
Second, we apply the GRATS-tree algorithm on each graph with different
objective functions separately. Possible objective functions include minimizing
congestion, minimizing total capacitance, and maximizing slack. For the minimization of congestion, for example, an iteration of the restricted B&B st:arc11
is deemed successful only when a RATS-tree with a smaller overall congel-t'
, on
has been constructed.
Third, these separate applications of GR.ATS-tree algorithm on different
graphs with different objective functions are not independent. The dependency
is achieved through the maintenance of a set of irredundant topologies. \fTe say
that two GRATS-(sub-)trees T and T' share the same alias if they are rooted
a t the same node and cover the same set of sinks. TI is redundant if Cong(T)
5 Cong(T 1 ), C a p ( T ) 5 Cap(T 1 ), Slack(T) 2 Slack(T 1 ), and a t least one of the
three inequalities is a strict inequality.
During a n iteration of restricted B&B search process, several complete tc'pologies are constructed. Clearly, they all share the same alias. Among these topologies, only the irredundant ones are stored. If one of these irredundant topo1,ogies
improves tlie objective function, then the iteration is deemed successful, and
the corresponding skipped Steiner nodes and deleted edges are removed for the
next iteration of restricted B&B search. Moreover, we kept all irredundant subtopologies constructed during the entire process. Whenever a merging operation
results in a redundant sub-topology with respect to its aliases, we terminate the
search along the corresponding path in the B&B search tree.
Clearly, we have t o store a sizable number of topologies during tlie entire
search process. To achieve a memory efficient implementat,ion, we usedl the
reduced tree representation introduced in [4] to allow topologies to share corrlmon
sub-topologies. Other features that we have adopted from [4] include bottorn-up
wire-sizing optimization and bottom-up higher-order moment computatiori for
a more accurate delay computation.

5

Experimental Results and Conclusion

To evaluat,e the impact of non-Manhattan routing metrics on VLSI designs,
we tested our approach on a number of standard cell and MCM benchmarks.
We first show the wire length reductions obtained by construct,ing Steiner and
spanning trees for all signal nets. In Table 1, the average reduction in tree
length (compared to rectilinear minimum spanning trees) is reported. While
lengths under 3-geometry may exceed those of a rectilinear equivalent, we find
that the average improvement across all nets is substantial. Not surprisingly,
the best performance occurs under 4-geometry.

industry1
biomed
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1)

3.10
5.83

1

1

8.11
6.90

1

1

9.26
8.97

1

1

13.10
11.89

1

1

14.12
13.93

Table 1: Performance of non-Manhattan routing metrics; reported are the percentage reduction in wire length, relative t o rectilinear ( A = 2) minimum spanning tree lengths.
It is interesting to note that these improvements are soillewhat conservakive:
the placements have been performed under an assumption of rectilinear routing.
By placing the logic elements with an appropriate cost function, even greater
improvement may be obtained.
111our final set of experiments, detailed in Table 2, we report the results of
our global router usi~iga variety of tilings. For any tiling, the area of each tile
varies, but the length of the border between any pair of tiles is constant,; for
this reason, we compare the maximum congestion on any border, and report
the percentage improvement (or degradation) relative to the congestion levels
observed when routing with a rectilinear grid. In experiments on rectil~near
grids, our global router obtained congestion levels comparable to the global
router of [ 5 ] .
For 4-geometry, substantial reductions in routing congestion were obtained.
This can be attributed to a combination of reduced total wire length, and also
slightly larger tiles on average. For the 3-geometry, wire lengths were reduced
as well; for the hexagonal grid, maximum congestion decreases compared to the
rectilinear metric.
For the triangular routing grid, congestion increases for some benchmarks,
and decreases for others. The smaller tile size of this grid increases the chance
than a heavily congested area will be observed. If we consider the entire routing
surface as a topographic map, it is clear that a sparse sampling is likely to find
a lower maximum congestion value than a dense sampling.
In this paper, we do not consider routing congestion within a tile. A nieaningful metric for this is difficult to construct, and in general, there is no simple
method to predict if a detail router can coillplete a routing problem. W,e are
quite interested in the feasibility of detail routing for non-Manhattan metrics,

Table 2: Percentage reduction (or increase) in maximum tile congestion relative
to rectilinear (Manhattan) routing.
and are currently working on a performance driven detail router to complement
our current tools.
Fig. 5 shows some topologies generated by the GRATS-tree algorithm for
the global router on a hexagonal tiling. These topologies connect a 17-pin net
from the benchillark circuit fract. All of them are irredundant topologies which
provide a trade-off among timing slack, routing area, and congestion.
In this paper, we have presented an improved non-Manhattan Steiner tree
heuristic, an algorithm for the construction of graph-based required-arrival-time
Steiner trees, and a new global router appropriate for large-scale use of nonManhattan structures.
Increased circuit sizes and performance demands drive an interest in methods
to minimize interconnect delays. Non-Manhattan structures strike at the root
of this problem, by reducing tree lengths for almost all nets, even those with
only two pins. While the new routing metrics introduce many new problen~s,it
also provides new opportunities for performance optimization.
Currently, our design flow is not complete; we utilize traditional placement
algorithms, and are unable to apply traditional detail routing approaches. As
part of our current work, we are developing placement and detail routing algorithms appropriate for non-Manhattan routing. Another important issue that
deserves an in-depth study at the global-routing level is the assignment of routing direction for each layer. In 4-geometry, for example, should particular 1.syers
be dedicated to 451135-degree wires, or do they co-exist with H/V routes? The
assignment of routing directions has to make an engineering trade-off between
via count and coupling capacitance of nets across layers.
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